Location: Gurgaon/Gurugram
Salary: Open
Employment Type: Permanent

Company Overview

Leading product based company

Job Description

5-12 years of experience

Mandatory

Be able to write RTL code with System VerilogHDL
Be able to synthesis RTL design and analyze its timing report
Have an experience with designing an IP with on-chip interconnect protocol like AXI or AHB.
Have an experience with designing an IP with interface or protocol : PCIe, ONFI or Toggle, NVMe, DDR
Have an experience with Formal Property Verification
Experience with ECO flow

Preferred:

Deep understand issues with Coherency and Atomicity in system.
Communication and documentation skill
Experience with any Git framework

Job reference: JO-201126-230391

Need Help?

Let us take a look at your profile and give you extra advice.
Send us your CV

Job application

You are about to apply to the following job: Staff Engineer - ASIC IP Logic Design . Applying a job is not a commitment, it gives us the authorization to show your CV to the employer






















Upload from Computer
Application confirmed!
Thank you for applying! We shall be in touch with you.

Jobs you might be interested in